
DESIGN METHOD


Inventors: NAGASAWA et al. Atty Docket No.: 402924

Leydig, Voit & Mayer 202-737-6770

1/14



Inventors: NAGASAWA et al.
Atty Docket No.: 402924
Leydig, Voit & Mayer 202-737-6770
2/14



Inventors: NAGASAWA et al.


Atty Docket No.: 402924 202-737-6770 Leydig, Voit & Mayer

3/14

FIG.3

PIN NAME	CONNECTION CONDITION 1	CONNECTION CONDITION 2	CONNECTION CONDITION 3
PA	IPA1	IPB1	IPC1
PB	IPA2	IPA2	IPA2
PC	IPA3	IPB2	IPC2
PD	IPA4	IPA4	IPC3

FIG.4



Inventors: NAGASAWA et al.
Atty Docket No.: 402924
Leydig, Voit & Mayer 202-737-6770

FIG.5

```
module TOP (PA, PB, PC, PD);
input PA, PB;
output PC, PD;
if (CONNECTION CONDITION 1 == 1'b1) begin
assign PA: = IPA1;
```

FIG.6



FIG.7

if (CONDITION LOGICAL EXPRESSION 1)

MODE IDENTIFICATION SIGNAL 1 = ACTIVE

else

MODE IDENTIFICATION SIGNAL 1 = INACTIVE

end

if (CONDITION LOGICAL EXPRESSION 2)

MODE IDENTIFICATION SIGNAL 2 = ACTIVE

else'

MODE IDENTIFICATION SIGNAL 2 = INACTIVE


end

DESIGN METHOD Inventors: NAGASAWA et al. Atty Docket No.: 402924 202-737-6770

Leydig, Voit & Mayer

5/14

PIN NAME	NORMAL USE MODE	TEST MODE	TEST MODE 2	TEST MODE



DESIGN METHOD Inventors: NAGASAWA et al.

Atty Docket No.: 402924 Leydig, Voit & Mayer 202-737-6770

6/14

FIG.10

if (BA == 1)

INPUT OF IP = NP

else

INPUT OF IP = OUTPUT OF SELECTOR MODULE SL4

end

if (BB == 1)

OUTPUT OF SELECTOR MODULE SL4 = TEST PATH TP1

else if (BB == 2)

OUTPUT OF SELECTOR MODULE SL4 = TEST PATH TP2

else

OUTPUT OF SELECTOR MODULE SL4 = TEST PATH TP3

end.

FIG.11

if (MODE IDENTIFICATION SIGNAL 1 == 1)

BA = SELECTION OF NORMAL PATH

BB = SELECTION OF TEST PATH TP1

else if (MODE IDENTIFICATION SIGNAL 2 == 1)

BA = SELECTION OF TEST PATH

BB = SELECTION OF TEST PATH TP1

else if (MODE IDENTIFICATION SIGNAL 3 == 1)

BA = SELECTION OF TEST PATH

BB = SELECTION OF TEST PATH TP2

else


BA = SELECTION OF TEST PATH

BB = SELECTION OF TEST PATH TP3


end

Inventors: NAGASAWA et al.
Atty Docket No.: 402924
Leydig, Voit & Mayer 202-737-6770
7/14

FIG.12




Inventors: NAGASAWA et al.
Atty Docket No.: 402924
Leydig, Voit & Mayer 202-737-6770
8/14



Inventors: NAGASAWA et al.
Atty Docket No.: 402924
Leydig, Voit & Mayer 202-737-6770
9/14

FIG.14



PA
SL1
A
SL2
IP
SL5
PE
PS
SL4
IP

Inventors: NAGASAWA et al.
Atty Docket No.: 402924
Leydig, Voit & Mayer 202-737-6770


10/14


		,	_		_		_				,								_		_		_	_						
	TOC FING					2	-	0		ŀ		١.	H	١.		L	Г		0			'	١.	-			0	I	П	
	C CUTTING OUT MODE 2 SETTING	1-	1	-		PIN(IP)	a	p	-		1		SubT	,		ပ	p	-	ы	,	1	-		f		1	မ	11	12	
	CCU					IP	С	C	-	T	T	٦	MODE	J	r	U	၁		Ü	,	L	Ľ	L	S	Н	н	S	MODE	MODE	
	TO DNI					01	I	0	-	-	ı	-	L	,	1	I	I	ı	0	,		,	,	П	ı	,	0	I	I	
	C CUTTING OUT MODE 1 SETTING	-	-	0		PIN(IP)	а	P	-			'	Tdus			ပ	P		ρű	'	'		i	J			o	17	12	
	CCU					IP	၁	၁	•	Т	T	ı	MODE	1	ı	ပ	U		ပ	,	T	1	1	ບ	Н	Н	ပ	MODE	MODE	
	15 S					OI	I	-	-	-	-				,	ı	-		0	'	'	,	0	-	-	-	0	I	-	
	B CUTTING OUT MODE SETTING	1	0			PIN(IP)	а	•	-	ı	-		•	,	-	ပ	q		v		•	,	p	•		-	f	t1	12	
.16	B CU MOD					IP	В	Г	-	Н	Н	Г	-	Γ	T	В	В		В		Т	L	В	-	Γ	Г	В	MODE	MODE	
FIG.16	DO NG				,	OI	I	-	I	-	-	•	I	-	-	I	I		0	,	•		0	-	-	•	0	I	I	
,	A CUTTING OUT MODE SETTING	0	1			PIN(IP)	þ	•	а	-	-	•	c	1	•	8	h	-	p	-	-	-	е	-	•	-	J	t1	12	
	A CU MOD					IP	А	·L	А	Н	Н	Γ	А	Н	Н	А	A	-	A	•	Г	Г	А	-	L	L	A	MODE	MODE	
NO	DE	$\dagger \dagger$					OI	I	,	I	1	-	-	I	-	t	I	I	_ I	0	1	0	0	0	-	'	-	0	I	I
A 0	NORMAL MODE SETTING	0	0	,		PIN(IP)	P	'	а	ı	1	1	၁	-	ı	၁	р	h	е	ı	FCL	FCL	þ	-	-	-	မ	11	t2	
	NOR SET					IP	A	L	A	Н	Н	L	А	H	Н	၁	၁	A	В	ı	A	A	В	1	L	L	Ü	MODE	MODE	
POWER SUPPLY GROUP	NG PIN				>	Default	HUDS100LP	L4	U200	7	ľ	H4	U200	L	ľ	Γ	П	←	L4	D200	1	T	H4	D200	ı	L	1.2	T	Γ	
WER S	MODE SETTING PIN	T1	T2	C	BLOCK	OI	٨	A	>	ပ	田	A	X	ပ	田	X	Y	←	A	X	ပ	田	A	Y	S	田	٧	Y	Y	
2	MOD	PAD	PAD	PAD		PIN	∢	В	←	←	-	ပ	-	-	←	Ω	ш	←	ഥ	←	—	←	ß	←	-	←	H	Ţ1	72	

DESIGN METHOD
Inventors: NAGASAWA et al.
Atty Docket No.: 402924

Leydig, Voit & Mayer 202-737-6770 11/14

FIG.17





Title: AUTOMATIC CIRCUIT DESIGN APPARATUS AND COMPUTER-IMPLEMENTED AUTOMATIC CIRCUIT DESIGN METHOD
Inventors: NAGASAWA et al.
Atty Docket No.: 402924
Leydig, Voit & Mayer 202-737-6770
12/14

TOC					01		-				,			
C CUTTING OUT MODE 2 SETTING	1	1	1		PIN(IP)	-	,	-	-	'	-	,	,	,
WOI WOI					ď	1	1	ı	'			u	,	T
UT					OI	'						,		
C CUTTING OUT MODE 1 SETTING		-	0		PIN(IP)	ı	1	ı	ı	-	ı	ı	1	
MOI					ď	7	J.	ı		,		1		Г
OUT NG					OI	•	'	-	-	-	-	,	-	_
B CUTTING OUT MODE SETTING	1	0			PIN(IP)	-	1	-	ı	ı	-	'	,	•
B C MO					IP.	7	1	Г	1		1	7	١.	L
OUT NG					IO	Ι	I	I	0	0	0	I	,	I
A CUTTING OUT MODE SETTING	0	1	١		PIN(IP)	Я	Y	Э	F	Ð	Н	Q	-	E
A CI MOI					IP	PAD	PAD	PAD	PAD	ΠAΠ	PAD	PAD	-	PAD
DE					IO	I	I	I	0	0	0	Ι	0	I
NORMAL MODE SETTING	0	0	١.		PIN(IP)	В	Y	С	а	q	В	q	F	E
NOF					IP	PAD	PAD	PAD	В	В	د	ນ	PAD	PAD
IG PIN					Default	L	Н	L	1	1	1	Н	ı	L
MODE SETTING PIN	Ti	77	၁	BLOCK	OI	I	Н	П	0	0	0	I	0	I
MODE	PAD	PAD	PAD		PIN	а	P	၁	þ	e ,	ų	8	FLC	h
			_						_					

POWER SUPPLY GROUP

Inventors: NAGASAWA et al.
Atty Docket No.: 402924
Leydig, Voit & Mayer 202-737 202-737-6770 13/14

	_	1	1	1		-	1	ĭ	_	_	_
COLT					01	١.				*	
C CUTTING OUT MODE 2 SETTING	1	-1	-		PIN(IP)	,	-			,	ľ
CCI					且	,	'	ו	1		<u> </u>
DOT TNG					02		-			*	-
C CUTTING OUT MODE 1 SETTING	1	1	0		PIN(IP)			•	,	,	·
CCL					£		ı	T	1		
)UT NG					2	0	0	I	I	I	0
B CUTTING OUT MODE SETTING	MODE SETTI	0			PIN(IP)	比	ŋ	4	ш	Ω	н
BC					<u>a</u>	PAD	PAD	PAD	PAD	PAD	PAD
DUT	MODE SETTING 0				02	•		-	'	*	,
A CUTTING OUT MODE SETTING		1			PIN(IP)	•	ı	-	-	ı	1
A C! MOJ					ďΙ	•		Т	Т	_	ı
ODE					OI	0	0	I	I	I	0
NORMAL MODE SETTING	0	0			PIN(IP)	႕	Ð	þ	Э	8	J
NOI					IP	PAD	PAD	A	Α	C	၁
IG PIN					Default	1	1	L	Н	L	-
MODE SETTING PIN	T1	T2	၁	BLOCK	OI	0	0		П		0
MODE	PAD	PAD	PAD		PIN	e	٥	ø	P	၁	f

POWER SUPPLY GROUP

Inventors: NAGASAWA et al.
Atty Docket No.: 402924
Leydig, Voit & Mayer 202-737-6770

			,						,	,	-	,			,
CLL					2	l-	_	0	_	0	_	0	_	0	0
C CUTTING OUT MODE 2 SETTING	_	-	-		PIN(IP)	Ξ	D	Н	A	В	g	F	cT	AtoC	BtoC
CCU					ΙΒ	PAD	MODE	MODE	MODE						
TOT					01	I	-	0	-	0	L	0	-	0	0
C CUTTING OUT MODE 1 SETTING	-	-	0		PIN(IP)	ш	Ω	Н	A	В	ß	ഥ	cT	AtoC	BtoC
CCU					£1	PAD	MODE	MODE	MODE						
DOT NG					01	,		,	'	,	*		Н	0	0
B CUTTING OUT MODE SETTING	1 0	0			PIN(IP)	,	•		,		,	'	cT	AtoC	BtoC
B Ct MOI					ΙЪ	Ţ	IJ	,	Ħ		ı		MODE	MODE	MODE
OUT NG					OI	1	-	-	-	-	*	-	I	0	0
A CUTTING OUT MODE SETTING	0	_			PIN(IP)	1	ı	ı		-	-	•	cT	AtoC	BtoC
A CL MOD					ΙΒ	Γ	Т	-	Н	-	•	-	MODE	MODE	MODE
DE					01	I	Ι	0	I	0	I	0	I	0	0
NORMAL MODE SETTING	0	0	,		PIN(IP)	Ε	D	Н	f	g	f	၁	сТ	AtoC	BtoC
NOR SET					IP	PAD	PAD	PAD	А	Y Y	В	В	MODE	MODE	MODE
3 PIN					Default	L	Н	-	Г	1	L	-	L	-	-
MODE SETTING PIN	T1	T2	ပ	BLOCK	IO	П	П	0	I	0	П	0	н	0	0
MODE	PAD	PAD	PAD	1	PIN	P	၁	မ	а	p	Ţ	8	test	PCA	PCB
							_								

POWER SUPPLY GROUP